


FIG. 1

005207 98896960






FIG. 3




FIG. 4




Figure 5:




Figure 6

005207" 9E896960

500 →




Figure 7




FIG. 8

506

PC

serial host interface

parallel host interface

502b

Evaluation Board

TMS320C31

serial port

parallel port

RAM ROM

PMCM

ADC

DAC

attenuator

518

spectrum analyser

520

Oscilloscope

- IF spectrum
- S/N
- AD clock
- RX clock
- codes
- filter
- IF carrier (time domain)
- signal level
- UW

- test messages
- BER
- constellation plots
- correlation profiles
- parameter settings
- demodulator status
- uncertainty parameters

Figure 9:




Figure 10

005207" 9E896960




Figure 11




Figure 12

005201" 9E896960




Figure 13.




Figure 14.




FIG. 15A




FIG. 15B




FIG. 15C




Figure 16

Figure 17: \mathcal{C}^{∞} functions




FIG. 18A




FIG. 18B

IPC

Figure 9 is a block diagram of a digital PLL system 900. The system includes an input signal 902, an ADC block 906, a frequency divider 910, a DAC block 914, and an output signal 918. A functional clock 904 (1010101010100100100100) is provided to the ADC and DAC blocks. The system also includes virtual X-tal blocks 908 and 912, and phase increment blocks 916 and 918. The output signal 918 is shown as a sine wave.

3 2

00520T" 9E896960




Figure 20:




Figure 21:

1620




Figure 22:




Figure 23

00520T" 9E896960

1000b

1020b

1030b




Figure 24

005201" 9E896960

10201




Figure 25:




Figure 26: Refinement of a FIFO channel.

005207" 9889960




Figure 27

332